搜索结果: 1-1 共查到“工学 path delay”相关记录1条 . 查询时间(0.046 秒)
Critical Path Delay and Net Delay Reduced Tree Structure for Combinational Logic Circuits
Synthesis Delay optimization Binary logic tree Logic depth
2010/2/2
In this paper, a technique for synthesizing binary tree
structure of a non-regenerative logic circuit functionality is proposed,
that achieves delay optimization by reducing the logic depth. It also...